# IN THE UNITED STATES PATENT AND TRADEMARK OFFICE APPLICATION FOR U.S. LETTERS PATENT

#### Title:

### FIELD EFFECT TRANSISTOR WITH ETCHED-BACK GATE DIELECTRIC

### Inventors:

Katherine L. Saenger, Rajarao Jammy, Vijay Narayanan

Matthew J. Mason – 44,904 CONNOLLY BOVE LODGE & HUTZ LLP 1990 M. Street, N.W., Suite 800 Washington, DC 20036-3425 (202) 331-7111

#### FIELD OF THE INVENTION

This invention generally relates to field effect transistors (FETs) and complementary metal oxide semiconductor (CMOS) devices incorporating high-k gate dielectrics. More particularly, it relates to FETs having ultrathin high-k gate dielectrics formed by etching back or thinning a thicker high-k dielectric film, and to methods for making FETs with these etched-back gate dielectrics.

#### BACKGROUND OF THE INVENTION

Performance improvements in field effect transistors (FETs) are typically effected by shrinking the FET dimensions, a design approach known as scaling. As scaling drives gate dielectric dimensions to ever-thinner equivalent oxide thicknesses (EOTs), high dielectric constant (high-k) metal oxides and metal silicates are becoming increasingly attractive as candidate gate dielectric materials. The higher k of these materials (compared to SiO<sub>2</sub>) allows them to have a thicker physical thickness for a given EOT, thus decreasing device leakage and improving the chances of acceptable leakage values for EOTs below 1 nm.

A general concern with the use of ultrathin (<2 nm) gate dielectrics (high-k or conventional) is film thickness control. Unintended thickness variations as small as one angstrom (A) can produce order of magnitude variations in the leakage of a 15A gate dielectric, a highly undesirable situation. On the other hand, it is becoming increasingly desirable to utilize different gate dielectric thicknesses in different parts of an integrated circuit. For example, the overall power consumption and speed of an integrated circuit may be optimized by utilizing an aggressively low EOT for circuit-critical devices (to give high performance) and a moderate EOT (low power consumption) for rest of the circuit's devices.

Despite the potential advantages, there are a number of possible concerns about using high-k materials as gate dielectrics in FET devices. For example, many high-k gate dielectrics may produce substantial reductions in Si mobility, an effect that may or may not be mitigated with the use of ultrathin high-k layers and/or specially designed interface layers. Thermal stability is also a possible concern with certain combinations of high-k dielectric and gate materials. Various methods of "nitriding" the high-k material's top surface have been investigated as a means to prevent unwanted interactions between a subsequently deposited conductive gate material and to reduce growth of unwanted interface layers. However, it can be difficult to achieve the desired concentration profile of nitrogen (quantity and depth distribution) without damaging the high-k film and/or semiconductor substrate.

Other concerns exist regarding the feasibility of scaling high-k gate dielectric materials such as HfO<sub>2</sub> to physical thicknesses below 1.5 to 2.0 nm. At early stages of growth, these films typically nucleate in islands and tend to be discontinuous. It is currently not clear that improvements to existing atomic layer chemical vapor deposition (ALCVD) and metal-organic chemical vapor deposition (MOCVD) processes (for example, introducing a change in precursors, deposition conditions, and/or new surface treatments) have the potential to produce continuous, defect-free films of the desired thickness.

Additional approaches for forming ultrathin high-k gate dielectrics for use in FETs (and for forming FETs with ultrathin high-k gate dielectrics) would thus be desirable in view of the problems described herein above.

#### SUMMARY OF THE INVENTION

The present invention provides a method for making an ultrathin high-k gate dielectric for use in a field effect transistor. The method includes depositing a high-k

gate dielectric material on a substrate and forming an ultrathin high-k dielectric by performing a thinning process on the high-k gate dielectric material. The high-k gate dielectric material can, for example, have a dielectric constant of at least about 7, such as, for example, a dielectric constant ranging from about 10 to about 25. The ultrathin high-k dielectric can, for example, have a thickness of less than about 3 nm, such as, for example, a thickness of less than about 2 nm, such as a thickness ranging from about 1 nm to about 2 nm. The high-k dielectric material can, for example, be chosen from metal oxides, metal oxynitrides, metal silicon oxides, metal silicon oxynitrides, metal germanium oxides, metal germanium oxynitrides, and alloys, mixtures or multilayers of the same, where the metal may be selected from Al, Ba, Be, Bi, C, Ca, Ce, Co, Cr, Dy, Eu, Fe, Ga, Gd, Hf, In, La, Li, Mg, Mn, Mo, Nb, Ni, Pr, Sc, Sr, Ta, Ti, V, W, Y, Zn, and Zr.

The process used to thin the high-k dielectric material can include at least one of any number of processes including, for example, wet etching, dry etching, and/or hybrid damage/wet etching See, for example, K.L. Saenger et al., Mat. Res. Soc. Symp. Proc. 745 79 (2003). Following at least one thinning process, the high-k gate dielectric may optionally be subject to at least one post-thinning treatment, such as, for example, annealing in an inert ambient, annealing in a reactive ambient, and/or treating with plasma. In addition, additional material may optionally be added to the gate dielectric during or after thinning.

In another embodiment, the invention relates to an ultrathin high-k gate dielectric for use in a field effect transistor, wherein the process for making the gate dielectric includes depositing a high-k gate dielectric material on a substrate and forming an ultrathin high-k dielectric by performing a thinning process on said high-k gate dielectric material. The process for making the gate dielectric can further include at least one of the optional processing steps described above.

#### BRIEF DESCRIPTION OF THE DRAWINGS

These and other features of the present invention will become apparent upon consideration of the following detailed description of the invention when read in conjunction with the drawings, in which:

- Figs. 1A 1D show, in cross section view, steps of a method relating to the invention for making one or more field effect transistors having an ultrathin high-k-containing gate dielectric;
- Figs. 2A 2F show, in cross section view, examples of two different etch-back methods for producing an ultrathin gate dielectric;
- Figs. 3A 3D show, in cross section view, how an etch-back or thinning process might be used in a spatially selective manner to improve the thickness uniformity of a gate dielectric (3A 3B) or to provide gate dielectrics of two different thicknesses (3C 3D) for the field effect transistors of Fig. 1D;
- Figs. 4A 4E show, in cross section view, examples of two different methods of adding material to an etched-back gate dielectric; and
- Figs. 5A 5F show atomic force microscope images before and after three thinning processes.

#### DETAILED DESCRIPTION OF THE INVENTION

The present invention provides a method of making a field effect transistor with an ultrathin high-k gate dielectric. As used herein, a "high-k gate dielectric" generally refers to a dielectric material having a dielectric constant of, for example, at least about 7, such as, for example, a dielectric constant ranging from about 10 to about 25. As, used herein, an "ultrathin" high-k dielectric generally refers to a dielectric material having a thickness of, for example, less than about 3 nm, such as, for example, a thickness of less than about 2 nm, such as a thickness ranging from about 1 nm to about 2 nm. The ultrathin high-k gate dielectric of the FET is formed by etching back or thinning a thicker dielectric film. This etch-back approach can result in high-k dielectric films etched back to a thickness of less than 2 nm that are smoother and more continuous (and thus less leaky) than high-k films grown to this thickness directly. This etch-back approach can also facilitate the control and/or fine-tuning of the gate dielectric thickness, since film thicknesses can be reduced in selected areas after gate dielectric deposition or growth.

Gate dielectric thinning may be effected by any number of processes including wet etching (for example, in aqueous solutions containing HF), dry etching (for example, physical sputtering and/or reactive ion etching), and hybrid damage/wet etch processes (for example, low energy ion bombardment to form a surface damage layer followed by wet etching to remove the damage layer).

In one embodiment of the invention, the thinning is applied in a spatially selective manner to provide an integrated circuit comprising a plurality of FET devices with different gate dielectric thicknesses. In another embodiment of the invention, the thinning is applied in a spatially selective manner to correct an initial wafer-scale thickness nonuniformity, thereby providing a plurality of FET devices with approximately the same gate dielectric thickness.

In yet another embodiment of the invention, additional material may be added to the gate dielectric during or after the thinning. For example, nitrogen may be added to the gate dielectric during thinning if the thinning is effected by a process such as gas cluster ion beam (GCIB) comprising nitrogen-containing gas clusters. Alternatively, the thinned dielectric might be overlaid or filled in with additional dielectric material to form a composite dielectric. For example, the thinned dielectric could function as a seed layer for regrowth of additional high-k dielectric, or as a matrix into which or onto which additional dielectric material could be deposited (or grown by oxidation or nitridation of materials already on or in the substrate).

In embodiments relating to the invention, the resulting thinned dielectric may be annealed (in reactive or inert ambients) or otherwise treated to repair damage and to improve device properties.

One embodiment relating to the invention is shown in Figs. 1A - 1D. Fig. 1A shows semiconductor substrate 10 after deposition of high-k gate dielectric 20. Fig. 1B shows the structure of Fig. 1A after high-k gate dielectric 20 has been thinned or etched-back to form ultrathin high-k gate dielectric 21. Fig. 1C shows the structure of Fig. 1B after deposition and patterning of conductive gate structure 30, before further processing to form source and drain regions (not shown). Fig. 1D shows how thinned dielectric 21 of Fig. 1C might be used to form multiple FET devices on composite substrate 40 containing semiconductor regions 10 and insulating shallow trench isolation regions 50.

It should be noted that the same etch-back process may be used to form ultrathin high-k gate dielectrics for FETs of other designs, see, for example, Kedzierski et al., "Metal-gate FinFET and fully-depleted SOI devices using total gate silicidation", IEDM Tech. Digest, p 247 (2002), or other process flows, for example, a replacement gate

process flow, see, e.g., Guillaumot et al., "75nm Damascene Metal Gate and High-k Integration for Advanced CMOS Devices", IEDM Tech. Digest, p 355 (2002).

High-k gate dielectric 20 may comprise any metal oxide, metal oxynitride, metal silicon oxide, metal silicon oxynitride, metal germanium oxide, or metal germanium oxynitride well as alloys, mixtures or multilayers of the aforementioned materials. The metal or metals of the metal oxide, metal oxynitride, metal silicon oxide, metal silicon oxynitride, metal germanium oxide, or metal germanium oxynitride may, for example, be selected from the group consisting of Al, Ba, Be, Bi, C, Ca, Ce, Co, Cr, Dy, Eu, Fe, Ga, Gd, Hf, In, La, Li, Mg, Mn, Mo, Nb, Ni, Pr, Sc, Sr, Ta, Ti, V, W, Y, Zn, and Zr.

In addition, high-k gate dielectric 20 may comprise an additional one or more layers of a metal-free dielectric, for example, a layer of a silicon or germanium oxide, silicon or germanium oxynitride, or silicon or germanium nitride at the substrate interface or as a component of a multilayer dielectric stack

High-k gate dielectric **20** may optionally be annealed prior to thinning. Annealing may be, for example, at temperatures ranging from the dielectric deposition temperature to about 1200°C, preferably at temperatures in the range of about 400°C to about 1100°C, and more preferably at temperatures in the range of about 600°C to about 1000°C. Annealing may be for times ranging from about 1 second to several hours, such as from about 1 minute to about 10 minutes. Annealing may, for example, be in reactive or inert ambients, which may, for example, include gases, plasmas, and/or radicals selected or generated from He, H<sub>2</sub>, Ar, Kr, Xe, N<sub>2</sub>, O<sub>2</sub>, H<sub>2</sub>O, CH<sub>4</sub>, CO<sub>2</sub>, NH<sub>3</sub>, other carboncontaining gases, other nitrogen-containing gases, other hydrogen-containing gases, other oxygen-containing gases, halogen-containing gases, and mixtures of any of the aforementioned gases.

The thinning of high-k gate dielectric **20** may be effected by any number of processes including wet etching alone (for example, etching in aqueous solutions containing HF), dry etching (for example, physical sputtering reactive ion etching, and/or gas cluster ion beam (GCIB) processing), and hybrid damage/wet etching (for example, low energy ion bombardment or implantation to form a surface damage layer followed by wet etching to remove the damage layer). Hybrid damage/wet etching processes, are for example, described in U.S. Patent Application Publication No. US 2003/0104706 to Mitsuhashi et al. They are also described in U.S. Patent Application Serial No. 10/170914 to D.A. Buchanan et al., filed June 13, 2002, the entire contents of which are incorporated herein by reference.

A pre-thinning crystallization anneal may be particularly desirable for cases in which (i) the thinning process involves a wet etch step, and (ii) dielectric **20** comprises a spatially inhomogeneous mixture of crystalline and amorphous regions with different wet etch sensitivities. For example, certain HfO<sub>2</sub> films may require very aggressive anneals (for example, 1 min at 1000°C in N<sub>2</sub>) to completely crystallize the film's bottom 1-2 nm. Wet etching of incompletely crystallized films will typically produce roughening if a film's amorphous regions are etched when its crystalline regions are not.

Ultrathin high-k gate dielectric 21, produced by thinning high-k dielectric 20, may optionally be subjected to at least one post-thinning treatment. For example, ultrathin high-k gate dielectric may be annealed (in reactive or inert ambients) or otherwise treated (with a plasma, for example) to repair any processing damage and to improve gate dielectric properties. Reactive inert ambients which may be useful in this regard, include, for example, gases, plasmas, and/or radicals selected or generated from the following gases: He, H<sub>2</sub>, Ar, Kr, Xe, N<sub>2</sub>, O<sub>2</sub>, H<sub>2</sub>O, CH<sub>4</sub>, CO<sub>2</sub>, and NH<sub>3</sub>. Other reactive inert ambients which may have potential application include other carbon-containing gases, other nitrogen-containing gases, other hydrogen-containing gases, other oxygen-

containing gases, halogen-containing gases, and mixtures of any of the aforementioned gases.

Figs. 2A - 2F show examples of two different etch-back methods for producing an ultrathin high-k gate dielectric. Figs. 2A - 2C illustrate the steps of a hybrid damage/wet etch process for thinning Fig. 2A shows dielectric 60 (which is to be thinned) on substrate 10. If desired, dielectric 60 may be annealed in an inert or (alternatively) a reactive ambient prior to the thinning process. Dielectric 60 is then subjected to energetic particle bombardment 70. As shown in Fig. 2B, energetic particle bombardment 70 will typically remove a small portion of the dielectric by sputtering (denoted by region 80). Energetic particle bombardment 70 will also leave damage layer 90, and undamaged (or low-damage) layer 100. Damage layer 90 is then selectively removed by a wet etch process that does not attack undamaged (or low damage) layer 100. Layer 100 is then optionally annealed in an inert or (alternatively) a reactive ambient or otherwise treated (with a plasma, for example) to repair any processing damage and to improve gate dielectric properties, to leave ultrathin high-k gate dielectric 110.

Energetic particle bombardment 70 would typically be implemented by an ion beam etch, plasma etch, or reactive ion etch process.

Figs. 2D - 2F illustrate the steps of a dry etching process for thinning gate dielectric 60 on substrate 10. If desired, dielectric 60 may be annealed in an inert or (alternatively) a reactive ambient prior to the thinning process. Dielectric 60 is then subjected to energetic particle bombardment 120. In contrast to damage-generating bombardment 70 of Fig. 2A, bombardment 120 of Fig. 2D acts primarily to remove material. Bombardment 120, like bombardment 70, would typically be implemented by means of an ion beam etch, plasma etch, or reactive ion etch process, though bombardment 120 would typically be at lower energies and/or for longer times. As shown in Fig. 2E, bombardment 120 removes a substantial portion of the dielectric (denoted by

region 130), leaving a thin damage layer 140, and undamaged (or low-damage) layer 150. Layers 140 and 150 are then optionally annealed to repair any residual processing damage to produce ultrathin high-k gate dielectric layer 160 of Fig. 2F.

Examples of ion beam etch, plasma etch, or reactive ion etch processes used for bombardment 120 might include physical sputter etching in an inert gas such as Ar, or gas cluster ion beam (GCIB) processing with halogen-containing cluster ions. GCIB processing is an emerging technology with application in high-precision, relatively damage-free smoothing and thinning of thin films used in semiconductor device manufacturing. In GCIB, gas cluster ions of about 1,000 (or lower) to about 30,000 atoms or molecules at about 1keV to about 30 keV (about 1eV per atom) are directed towards the film to be thinned. The clusters are in a collimated beam which scans the film using preprogrammed dwell times. The clusters can be formed from a single element (e.g., clusters of Ar, N2, or O2) or from multiple elements (e.g., Ar with a few percent of a reactive containing gas such as CF<sub>4</sub>, SF<sub>6</sub>, NH<sub>3</sub>, or O<sub>2</sub>). Upon impact with the workpiece the clusters decompose into their atomic constituents and react and/or modify the workpiece surface. For a general discussion of GCIB, see, e.g., Yamada, et al., "Surface processing by gas cluster ion beams at the atomic (molecular) level," J. Vac. Sci. Technol., A 14 781 (1996), the entire disclosure of which is incorporated herein by reference.

Figs. 3A - 3B show how an embodiment of the invention in which an etch-back or thinning process is used in a spatially selective manner to improve the thickness uniformity of an initially nonuniform gate dielectric. Nonuniform gate dielectric 200 in Fig. 3A is subjected to a nonuniform thinning process 220. Nonuniform thinning process 220 may be, for example, GCIB etching with a collimated beam whose scanning rate is programmed to provide longer dwell times where the film is thicker. Scanning rates (or dwell times) may be programmed before the thinning process begins, or set during the thinning process, for example, by using a feedback loop in combination with a metrology

tool. Fig. 3B shows the resulting uniform-thickness ultrathin high-k gate dielectric 201 with FET gates 30. As with the above embodiments, ultrathin high-k gate dielectric 201 may be optionally annealed (in inert or reactive ambients) or otherwise treated (with a plasma, for example) to repair any processing damage and to improve gate dielectric properties.

Figs. 3C - 3D show an embodiment of the invention in which thinning may be applied in a spatially selective manner to provide an integrated circuit comprising a plurality of FET devices with different gate dielectric thicknesses. Uniform gate dielectric 210 in Fig. 3C is subjected to a nonuniform thinning process. The nonuniform thinning process may be, for example, a uniform thinning process applied through openings in a mask, or (as shown in Fig. 3C), maskless thinning process 230 that is applied in a spatially selective manner. Fig. 3D shows gates 30 on the resulting gate dielectric 211/212 comprising gate dielectric 212 with a first thickness and ultrathin high-k gate dielectric 211 with a second thickness different from the first. As before, ultrathin high-k gate dielectric 201 may be optionally annealed (in inert or reactive ambients) or otherwise treated (with a plasma, for example) to repair any processing damage and to improve gate dielectric properties. If more than two thicknesses of gate dielectric are desired for the FETs, additional regions of gate dielectric can be thinned with the same approach.

It should be noted that the spatially selective etch-back process of Figs. 3C - 3D may also be used to form one or more capacitors with different dielectric thicknesses. This may be useful for the case of on-chip capacitors, if a range of different capacitances are needed from capacitors having the same area, or if thinning is preferable to increasing the capacitor area when a larger capacitance is desired. For example, one might deposit a layer of HfO<sub>2</sub> and an overlayer of HfSiO<sub>x</sub> to form a bilayer HfO<sub>2</sub>/HfSiO<sub>x</sub> on-chip capacitor dielectric, and then selectively wet etch the HfSiO<sub>x</sub> dielectric in selected areas to leave a single layer of HfO<sub>2</sub>.

In yet another embodiment of the invention, additional material may be added to the gate dielectric during or after the thinning. For example, Figs. 4A - 4B show how nitrogen may be added to the gate dielectric during thinning if the thinning is effected by an ion beam or GCIB comprising nitrogen-containing ions. Fig. 4A shows gate dielectric 250 prior to thinning. Fig. 4B shows thinned gate dielectric 251 with bottom layer 252 and nitrided surface layer 253. In addition to nitrogen, other elements may be added to the gate dielectric during or after the thinning. These may include, for example, Al, B, Ba, Be, Bi, Br, C, Ca, Ce, Cl, Co, Cr, Dy, Eu, F, Fe, Ga, Gd, Ge, H, Hf, In, La, Li, Mg, Mn, Mo, Nb, Ni, O, P, Pr, S, Sc, Sr, Si, Sn, Ta, Ti, V, W, Y, Zn, and Zr.

Alternatively, the thinned dielectric might be overlaid or filled in with additional dielectric material to form a composite dielectric. For example, the thinned dielectric could function as a seed layer for regrowth of additional high-k dielectric, or as a matrix into which or onto which additional dielectric material could be deposited (or grown by oxidation or nitridation of materials already on or in the substrate). This approach is illustrated in Figs. 4C - 4E. Fig. 4C shows gate dielectric 260 prior to thinning. Fig. 4D shows partially continuous gate dielectric layer 261 produced by a thinning process that also produced roughening. Fig. 4E shows composite gate dielectric 262 comprising thinned gate dielectric layer 261 and additional dielectric layer 263. As in previous embodiments, composite gate dielectric layer 262 may be annealed (in reactive or inert ambients) or otherwise treated (with a plasma, for example) to repair any processing damage and to improve gate dielectric properties.

The following examples describe high-k dielectric thinning for three exemplary cases: (1) a HfO<sub>2</sub> film thinned without roughening from about 5 nm to about 3 nm by an Ar damage/wet etch technique, (2) a HfO<sub>2</sub> film thinned (with some roughening) from about 3 nm to about 1 nm by an Ar damage/wet etch technique, and (3) a HfO<sub>2</sub> film thinned from about 3 nm to about 2 nm by Ar sputter etching. In all cases, the HfO<sub>2</sub> was

deposited by MOCVD on a 100-oriented single crystal Si wafer substrates treated in a "standard clean 1" solution of NH<sub>4</sub>OH and H<sub>2</sub>O<sub>2</sub> to produce a thin (approximately 0.5-1.0 nm) layer of chemical silicon dioxide. Wet etching was performed in 10:1 dilute HF (dHF) solution with 5 wt% HF and 95% H<sub>2</sub>O. HfO<sub>2</sub> thicknesses were determined from Rutherford Backscattering Spectroscopy (RBS) measurements of Hf areal density (atoms/cm<sup>2</sup>) and the assumption of bulk density for the HfO<sub>2</sub>.

# Example 1: An approximately 5 nm HfO<sub>2</sub> film is thinned to about 3 nm without substantial roughening

An approximately 4.5 nm thick film of HfO<sub>2</sub>, impervious to dHF as-deposited, was given an Ar reactive ion etch (RIE) damage treatment in a LAM9400 RIE tool. The conditions were: an Ar pressure of 5 mTorr, an Ar flow of 60 sccm, a top power of 100 W, a bottom power of 300 W, and a self-bias of 160 Vdc, for 10 seconds. The RIE treatment removed about 0 - 0.5 nm of HfO<sub>2</sub>. A 30 sec treatment in dHF reduced the film thickness to about 3.2 nm. Figs. 5A - 5B show atomic force microscope (AFM) images of the film before (Fig. 5A) and after (Fig. 5B) the damage/wet etch process. Film roughness was similar before and after the thinning: rms/peak-to-valley roughness was about 2.2/7.6 A (before) and about 2.1/7.8 A (after).

## Example 2: An approximately 3 nm HfO<sub>2</sub> film is thinned to about 1 nm with some roughening

An approximately 3.1 nm thick film of HfO<sub>2</sub> was annealed in N<sub>2</sub> at 700 °C for 30 sec to make it impervious to dHF. The film was then given an Ar RIE damage treatment in a LAM9400 RIE tool. The conditions were: an Ar pressure of 5 mTorr, an Ar flow of 60 sccm, a top power of 100 W, a bottom power of 100 W, and a self-bias of 60 Vdc for 30 sec. The RIE treatment removed about 0.6 nm of HfO<sub>2</sub>. A 2 min treatment in dHF reduced the film thickness to about 1.1 nm. Figs. 5C - 5D show AFM images of the film

before (Fig. 5C) and after (Fig. 5D) the damage/wet etch process. Film roughness was substantially greater after the thinning: rms/peak-to-valley roughness was about 2.2/6.2 A (before) and about 4.7/19 A (after).

This roughening was attributed to an insufficiently aggressive crystallization anneal (700°C at 30 seconds in  $N_2$ ), which left the bottom 1-2 nm of the HfO<sub>2</sub> film a mixture of crystalline regions (which were not attacked by dHF) and amorphous regions (which were attacked by dHF). Smoother films would generally be expected if the amorphous regions of the HfO<sub>2</sub> were better crystallized prior to thinning (e.g., with a more aggressive crystallization anneal).

Example 3: A HfO<sub>2</sub> film is thinned from about 3 nm to about 2 nm by Ar sputter etching without substantial roughening

An approximately 3 nm thick film of HfO<sub>2</sub>, etchable in dHF as-deposited, was given an Ar RIE thinning treatment in a Unaxis 790 series RIE tool. The conditions were: an Ar pressure of 20 mTorr, an Ar flow of 20 sccm, a bottom power of 200 W, and a self-bias of 420 Vdc, for 2 min. The RIE treatment removed about 1.0 nm of HfO<sub>2</sub>. The film was annealed in N<sub>2</sub> at 700 °C for 1 min to repair any residual RIE damage. Figs. 5E - 5F show AFM images of the film before (Fig. 5E) and after (Fig. 5F) the thinning process. Film roughness was similar before and after thinning: rms/peak-to-valley roughness was about 2.2/6.5 A (before) and about 2.1/6.6 A (after).

While several embodiments of the invention, together with modifications thereof, have been described in detail herein and illustrated in the accompanying drawings, it will be evident that various further modifications are possible without departing from the scope of the invention. Nothing in the above specification is intended to limit the invention more narrowly than the appended claims. In particular, the examples given are intended to be illustrative rather than exclusive, and exemplary rather than prescriptive.